Skip to content
View nidhisinha0409's full-sized avatar

Block or report nidhisinha0409

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
nidhisinha0409/README.md

Hi πŸ‘‹, I'm Nidhi Sinha

Electronics & Communication Engineering Student | Aspiring Software Developer

πŸŽ“ Final Year B.Tech Student at BIT Patna

πŸ”­ Currently working on:

  • Embedded Systems Projects
  • VLSI Design Projects
  • Machine Learning Applications

🌱 Currently Learning:

  • Power BI
  • Advanced SQL
  • Embedded C
  • Machine Learning
  • System Design

πŸ’‘ Interested In:

  • Embedded Systems
  • VLSI Design
  • Software Development
  • Artificial Intelligence

πŸ›  Technical Skills

Languages & Web Development: Python, C++, SQL, HTML, CSS, JavaScript

Core Technical Skills: VLSI Design, Verilog, IoT, Embedded C, Arduino, Microcontrollers, Fibre Optics, ESP32

Databases: MySQL

Tools and IDEs: VSCode, Cadence Virtuoso, Linux, Xilinx, MATLAB

Relevant Coursework: Digital Electronics, Analog Electronics, CMOS VLSI Design, Signals & Systems, Microprocessors, Communication Systems.

Soft Skills: Clear Communication, Active Listening, Solution Oriented, Team Collaboration, Leadership

Programming Languages

  • C++
  • Python
  • SQL
  • CSS
  • JavaScript

Database

  • MySQL

VLSI & Electronics

  • Cadence Virtuoso
  • SRAM Design
  • Digital Electronics

Tools

  • Git
  • GitHub
  • VS Code
  • Jupyter Notebook

πŸ“‚ Featured Projects

🎬 Movie Recommendation System

Developed a recommendation engine using machine learning techniques to suggest movies based on user preferences.

⚑ High Speed Power Efficient Voltage Level Shifter

Designed and simulated a power-efficient voltage level shifter circuit using Cadence Virtuoso.

πŸ’Ύ SRAM Cell Design

Designed and analyzed 6T and 9T SRAM architecture focusing on power, delay, and stability parameters.


πŸ“ˆ GitHub Statistics

GitHub Stats

Top Languages


πŸ† Achievements

  • Final Year B.Tech ECE Student at BIT Patna
  • Experience in VLSI Design and Simulation
  • Active Participant in Technical Events and Competitions

πŸ“« Connect With Me

LinkedIn: linkedin.com/in/nidhi-sinha-926931344

Email: nidhisinha040904@gmail.com

GitHub: https://github.com/nidhisinha0409


✨ Fun Fact

"Technology is best when it brings people together."

Popular repositories Loading

  1. nidhisinha0409 nidhisinha0409 Public

  2. 9T-vs-6T-SRAM-Reliability-Analysis 9T-vs-6T-SRAM-Reliability-Analysis Public

  3. Noise-in-Electrochemical-MEMS-Biosensors Noise-in-Electrochemical-MEMS-Biosensors Public

  4. Signal-and-Telecom-Engineer- Signal-and-Telecom-Engineer- Public

  5. Snake-and-ladder-game-using-python Snake-and-ladder-game-using-python Public

    Python

  6. GOExercise-Solutions GOExercise-Solutions Public

    Forked from omdezo/GOExercise

    Buch of GO langauge exercises that I have made

    Go