Skip to content

Pull requests: chipsalliance/caliptra-ss

New pull request New
33 Open 566 Closed
33 Open 566 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RTL] Regenerate CSRs with bumped peakrdl-regblock
#1225 opened Jul 21, 2026 by mtdudek Loading…
[UVM][SPI_HOST] Migrate spi_host UVM DV from OpenTitan to Caliptra with AXI4
#1222 opened Jul 20, 2026 by samipmodi323 • Draft
[DOC] Align SS spec generic strap 2/3 descriptions with caliptra-rtl
#1221 opened Jul 17, 2026 by Copilot AI • Draft
1
@calebofearth
[spi_host, ss, dv] Added SS level SPI Host test
#1219 opened Jul 16, 2026 by KinzaQamar • Draft
2
15
Create UART loopback smoketest
#1213 opened Jul 6, 2026 by ziuziakowska Loading…
1
1
[TB] Enable PULP AXI crossbar alongside Avery AXI interconnect VIP in subsystem TB
#1204 opened Jun 29, 2026 by thommythomaso Loading…
@thommythomaso
2
[RTL] Add and integrate UART into Caliptra subsystem
#1203 opened Jun 29, 2026 by thommythomaso Loading…
@thommythomaso
1
[RTL] Add and integrate SPI host controller into Caliptra subsystem pipeline-run Apply to a PR to request CI pipeline-run.
#1202 opened Jun 29, 2026 by thommythomaso Loading…
@thommythomaso
3
[TB] Add test to trigger errors in AXI accesses
#1201 opened Jun 29, 2026 by mtdudek Loading…
[TB] Add new system bus JTAG access test
#1200 opened Jun 29, 2026 by mtdudek Loading…
[TB] Extend SRAM tests
#1199 opened Jun 29, 2026 by mtdudek Loading…
[TB] Extend MCI tests
#1197 opened Jun 25, 2026 by mtdudek Loading…
[TB] Add LCC check timeout test
#1187 opened Jun 23, 2026 by mtdudek Loading…
[TB] Add FC invalid register access test
#1186 opened Jun 23, 2026 by mtdudek Loading…
[TB] Add JTAG test to exhaustively test LCC state transitions
#1185 opened Jun 23, 2026 by mtdudek Loading…
2
[TB] Add test to exhaustively test LCC state transitions
#1184 opened Jun 23, 2026 by mtdudek Loading…
2
[WIP] [rtl] Enable MCU DCLS feature
#1181 opened Jun 17, 2026 by nasahlpa Collaborator • Draft
NWP Phase 1: ENABLE_NWP-gated Network Coprocessor + VCS testbench + tests
#1165 opened Jun 5, 2026 by zahralak Loading…
3 tasks
1
[RFC] MCU ROM Patching via PMP trap-and-patch
#1163 opened Jun 3, 2026 by Razer6 Loading…
1
[VAL] jtag listen port fix
#1159 opened May 29, 2026 by Nitsirks Collaborator Loading…
1
[RTL+VAL] Add prod debug unlock partition with zeroization
#1117 opened Apr 9, 2026 by ekarabu Collaborator • Draft
[ENV] Remove ML-KEM model copy from pre_exec
#1116 opened Apr 2, 2026 by mojtaba-bisheh Loading…
1
[DOC] Add table of named/numbered integration requirements documentation Improvements or additions to documentation Trademark Questions and changes related to Caliptra Trademark.
#1093 opened Mar 17, 2026 by calebofearth Collaborator Loading…
10
Add full I3C AXI RI flow with 3 images and various sizes
#1064 opened Mar 6, 2026 by clayton8 Collaborator Loading…
[RTL] Update caliptra-rtl to pull axi_if updates and make new signal connections
#1063 opened Mar 4, 2026 by calebofearth Collaborator Loading…
ProTip! Add no:assignee to see everything that’s not assigned.